

## 4A, 650V N-CHANNEL MOSFET


### GENERAL DESCRIPTION

This power mosfet is an N-channel enhancement mode power MOS field effect transistor which is produced using Hi-semicon proprietary F-Cell™ structure VDMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.

### FEATURES

- ◆ 4A,650V,  $R_{DS(on)(typ)}=2.3\Omega @ V_{GS}=10V$
- ◆ Low gate charge
- ◆ Low Crss
- ◆ Fast switching
- ◆ Improved dv/dt capability



### NOMENCLATURE



### ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SFP4N65	TO-220-3L	SFP4N65	Pb free	Tube
SFF4N65	TO-220F-3L	SFF4N65	Pb free	Tube
SFU4N65	TO-251J-3L	SFU4N65	Pb free	Tube
SFM4N65	TO-251D-3L	SFM4N65	Pb free	Tube
SFD4N65	TO-252-2L	SFD4N65	Pb free	Tape & Reel

**ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub>=25°C unless otherwise noted)**

Characteristics	Symbol	Ratings				Unit	
		SFP4N6 5	SFF4N6 5	SFM/D4N 65	SFU4N6 5		
Drain-Source Voltage	V <sub>DS</sub>			650			
Gate-Source Voltage	V <sub>GS</sub>			±30			
Drain Current	T <sub>C</sub> =25°C			4.0			
	T <sub>C</sub> =100°C			2.8			
Drain Current Pulsed	I <sub>DM</sub>			16			
Power Dissipation(T <sub>C</sub> =25°C) -Derate above 25°C	P <sub>D</sub>	100	33	77	79	W	
		0.80	0.26	0.62	0.63	W/°C	
Single Pulsed Avalanche Energy (Note 1)	E <sub>AS</sub>			202			
Operation Junction Temperature Range	T <sub>J</sub>			-55~+150			
Storage Temperature Range	T <sub>stg</sub>			-55~+150			

**THERMAL CHARACTERISTICS**

Characteristics	Symbol	Ratings				Unit
		SFP4N65	SFF4N65	SFM/D4N65	SFU4N65	
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	1.25	3.79	1.62	1.58	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	120	110	110	°C/W

**ELECTRICAL CHARACTERISTICS (T<sub>C</sub>=25°C unless otherwise noted)**

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	B <sub>VDSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	650	--	--	V
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V	--	--	1.0	μA
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V	--	--	±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> =250μA	2.0	--	4.0	V
Static Drain- Source On State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =2A	--	2.3	2.7	Ω
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1.0MHZ	--	464	--	pF
Output Capacitance	C <sub>oss</sub>		--	54	--	
Reverse Transfer Capacitance	C <sub>rss</sub>		--	1.32	--	
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =325V, I <sub>D</sub> =4.0A, R <sub>G</sub> =25Ω	--	16.6	--	ns
Turn-on Rise Time	t <sub>r</sub>		--	37.33	--	
Turn-off Delay Time	t <sub>d(off)</sub>		--	18.0	--	
Turn-off Fall Time	t <sub>f</sub>		--	19.2	--	
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =520V, I <sub>D</sub> =4.0A, V <sub>GS</sub> =10V	--	8.03	--	nC
Gate-Source Charge	Q <sub>gs</sub>		--	2.57	--	
Gate-Drain Charge	Q <sub>gd</sub>		--	3.03	--	





## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	$I_S$	Integral Reverse P-N Junction Diode in the MOSFET	--	--	4.0	A
Pulsed Source Current	$I_{SM}$		--	--	16	
Diode Forward Voltage	$V_{SD}$	$I_S=4.0A, V_{GS}=0V$	--	--	1.4	V
Reverse Recovery Time	$T_{rr}$	$I_S=4.0A, V_{GS}=0V,$ $dI_F/dt=100A/\mu s$	--	455.23	--	ns
Reverse Recovery Charge	$Q_{rr}$		--	2.01	--	$\mu C$

### Notes:

1.  $L=30mH, I_{AS}=3.36A, V_{DD}=150V, R_G=25\Omega$ , starting  $T_J=25^\circ C$ ;
2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty cycle  $\leq 2\%$ ;
3. Essentially independent of operating temperature.

## TYPICAL CHARACTERISTICS



**TYPICAL CHARACTERISTICS(continued)**

Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9-1. Max. Safe Operating Area(SFP4N65)










Figure 9-2. Max. Safe Operating Area(SFF4N65)



**TYPICAL CHARACTERISTICS(continued)**

## TYPICAL TEST CIRCUIT




**PACKAGE OUTLINE**

**PACKAGE OUTLINE (continued)**


TO-220-3L

UNIT: mm




TO-252-2L

UNIT: mm



NOTE1 : There are two conditions for this position: has an eject pin or has no eject pin.

**PACKAGE OUTLINE (continued)**

**Disclaimer:**

- Hi-semicon reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Hi-semicon products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Hi-semicon products could cause loss of body injury or damage to property.
- Hi-semicon will supply the best possible product for customers!

