

2A, 650V N-CHANNEL MOSFET


GENERAL DESCRIPTION

This power mosfet is an N-channel enhancement mode power MOS field effect transistor which is produced using Hi-semicon proprietary F-Cell™ structure VDMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.

FEATURES

- ◆ 2A, 650V, $R_{DS(on)}(typ) = 4.1\Omega$ @ $V_{GS} = 10V$
- ◆ Low gate charge
- ◆ Low Crss
- ◆ Fast switching
- ◆ Improved dv/dt capability



NOMENCLATURE



ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SFF2N65	TO-220F-3L	SFF2N65	Pb free	Tube
SFP2N65	TO-220-3L	SFP2N65	Pb free	Tube
SFI2N65	TO-126-3L	SFI2N65	Pb free	Bulk
SFU2N65	TO-251J-3L	SFU2N65	Pb free	Tube
SFD2N65	TO-252-2L	SFD2N65	Pb free	Tape & Reel

ABSOLUTE MAXIMUM RATINGS (T_c=25°C unless otherwise noted)

Characteristics	Symbol	Rating			Unit
		SFF2N65	SFI2N65	SFU2N65	
Drain-Source Voltage	V _{DS}	650			V
Gate-Source Voltage	V _{GS}		±30		V
Drain Current	I _D	2.0			A
T _c =100°C		1.3			
Drain Current Pulsed	I _{DM}	8.0			A
Power Dissipation(T _c =25°C) -Derate above 25°C	P _D	25	32	38	W
		0.20	0.26	0.30	W/°C
Single Pulsed Avalanche Energy (Note 1)	E _{AS}	100			mJ
Operation Junction Temperature Range	T _J	-55~+150			°C
Storage Temperature Range	T _{stg}	-55~+150			°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Rating			Unit
		SFF2N65	SFI2N65	SFU2N65	
Thermal Resistance, Junction-to-Case	R _{θJC}	5.0	3.91	3.29	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	120	62.5	110	°C/W

ELECTRICAL CHARACTERISTICS (T_c=25°C unless otherwise noted)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	B _{VDSS}	V _{GS} =0V, I _D =250μA	650	--	--	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =650V, V _{GS} =0V	--	--	1.0	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±30V, V _{DS} =0V	--	--	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D =250μA	2.0	--	4.0	V
Static Drain- Source On State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =1.0A	--	4.1	4.8	Ω
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1.0MHZ	--	261.8	--	pF
Output Capacitance	C _{oss}		--	34.3	--	
Reverse Transfer Capacitance	C _{rss}		--	1.3	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} =325V, R _G =25Ω , I _D =2.0A	--	10.67	--	ns
Turn-on Rise Time	t _r		--	20.0	--	
Turn-off Delay Time	t _{d(off)}		--	12.4	--	
Turn-off Fall Time	t _f		--	18.0	--	
Total Gate Charge	Q _g	V _{DS} =520V, I _D =2.0A, V _{GS} =10V	--	5.83	--	nC
Gate-Source Charge	Q _{gs}		--	1.73	--	
Gate-Drain Charge	Q _{gd}		--	2.0	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I _S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	2.0	A
Pulsed Source Current	I _{SM}		--	--	8.0	
Diode Forward Voltage	V _{SD}	I _S =2.0A, V _{GS} =0V	--	--	1.4	V
Reverse Recovery Time	T _{rr}	I _S =2.0A, V _{GS} =0V, dI _F /dt=100A/μS	--	368.88	--	ns
Reverse Recovery Charge	Q _{rr}		--	1.08	--	μC

Notes:

1. L=30mH, I_{AS}=2.37A, V_{DD}=60V, R_G=25Ω, starting T_J=25°C;
2. Pulse Test: Pulse width ≤300μs, Duty cycle≤2%;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





Figure 6. Gate Charge Characteristics



TYPICAL CHARACTERISTICS(continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9-1. Max. Safe Operating Area (SFF2N65)




Figure 9-2. Max. Safe Operating Area (SFI2N65)




Figure 9-3. Max. Safe Operating Area (SFU2N65)






Figure 10. Maximum Drain Current vs. Case Temperature




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform




Unclamped Inductive Switching Test Circuit & Waveform




PACKAGE OUTLINE**TO-220F-3L(1)**


UNIT: mm

**TO-220F-3L(2)**

UNIT: mm




PACKAGE OUTLINE (continued)



PACKAGE OUTLINE (continued)

TO-252-2L(1)


UNIT: mm




NOTE1 : There are two conditions for this position: has an eject pin or has no eject pin.

TO-252-2L(2)

UNIT: mm




A



B

Note:
Due to different plastics packaging moulds:
1.b1 has two values: 0.80±0.20 or 0.50±0.20;
2.There are shape A and B for the heatsink.

PACKAGE OUTLINE (continued)**Disclaimer:**

- Hi-semicon reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Hi-semicon products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Hi-semicon products could cause loss of body injury or damage to property.
- Hi-semicon will supply the best possible product for customers!