


7A, 650V N-CHANNEL MOSFET

GENERAL DESCRIPTION

This power mosfet is an N-channel enhancement mode power MOS field effect transistor which is produced using Hi-semicon proprietary F-Cell™ structure VDMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.



FEATURES

- ◆ 7A, 650V, $R_{DS(on)}(typ)=1.1\Omega @ V_{GS}=10V$
- ◆ Low gate charge
- ◆ Low C_{rss}
- ◆ Fast switching
- ◆ Improved dv/dt capability

NOMENCLATURE



ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SFP7N65	TO-220-3L	SFP7N65	Pb free	Tube
SFF7N65	TO-220F-3L	SFF7N65	Pb free	Tube

ABSOLUTE MAXIMUM RATINGS ($T_C=25^{\circ}\text{C}$ unless otherwise noted)

Characteristics		Symbol	Ratings		Unit
			SFP7N65	SFF7N65	
Drain-Source Voltage		V _{DS}	650		V
Gate-Source Voltage		V _{GS}	±30		V
Drain Current	T _C = 25°C	I _D	7.0		A
	T _C = 100°C		4.0		
Drain Current Pulsed		I _{DM}	28		A
Power Dissipation(T _C =25°C) -Derate above 25°C		P _D	145	46	W
			1.16	0.37	W/°C
Single Pulsed Avalanche Energy (Note 1)		E _{AS}	435		mJ
Operation Junction Temperature Range		T _J	-55~+150		°C
Storage Temperature Range		T _{stg}	-55~+150		°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings		Unit
		SFP7N65	SFF7N65	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.86	2.7	$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	120	$^{\circ}\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_C=25^{\circ}\text{C}$ unless otherwise noted)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	B_{VDS}	$V_{GS}=0V, I_D=250\mu A$	650	--	--	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=650V, V_{GS}=0V$	--	--	1.0	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 30V, V_{DS}=0V$	--	--	± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=250\mu A$	2.0	--	4.0	V
Static Drain- Source On State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=3.5A$	--	1.1	1.4	Ω
Input Capacitance	C_{iss}	$V_{DS}=25V, V_{GS}=0V,$ $f=1.0\text{MHZ}$	--	903.3	--	pF
Output Capacitance	C_{oss}		--	97.7	--	
Reverse Transfer Capacitance	C_{rss}		--	3.1	--	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=10V, R_G=25\Omega, I_D=7.0A$ (Note 2,3)	--	29.00	--	ns
Turn-on Rise Time	t_r		--	48.00	--	
Turn-off Delay Time	$t_{d(off)}$		--	39.00	--	
Turn-off Fall Time	t_f		--	33.00	--	
Total Gate Charge	Q_g	$V_{DS}=520V, I_D=7.0A,$ $V_{GS}=10V$ (Note 2,3)	--	15.50	--	nC
Gate-Source Charge	Q_{gs}		--	5.40	--	
Gate-Drain Charge	Q_{gd}		--	4.50	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	7.0	A
Pulsed Source Current	I_{SM}		--	--	28.0	
Diode Forward Voltage	V_{SD}	$I_S=7.0A, V_{GS}=0V$	--	--	1.4	V
Reverse Recovery Time	T_{rr}	$I_S=7.0A, V_{GS}=0V,$ $dI_F/dt=100A/\mu S$ (Note 2)	--	532.77	--	ns
Reverse Recovery Charge	Q_{rr}		--	3.57	--	μC

Notes:

1. $L=30mH, I_{AS}=5.0A, V_{DD}=100V, R_G=25\Omega$, starting $T_J=25^\circ C$;
2. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



TYPICAL CHARACTERISTICS (continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9-1. Max. Safe Operating Area (SFP7N65)




Figure 9-2. Max. Safe Operating Area (SFF7N65)






Figure 10. Maximum Drain Current vs. Case Temperature




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE



Disclaimer:

- Hi-semicon reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Hi-semicon products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Hi-semicon products could cause loss of body injury or damage to property.
- Hi-semicon will supply the best possible product for customers!